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Abstract
We consider a multiobjective optimization model that determines components and
processes for given conceptual designs of printed circuit board assemblies. Specically,
our model outputs a set of solutions that are Pareto optimal with respect to a cost and
a quality metric. The discussion here broadly outlines an integer programming based
solution strategy, and represents in-progress work being carried out in collaboration with
a manufacturing rm.
1 Motivation
The advent of the concurrent engineering approach to product development has stimulated
research on automated tools to support various product life cycle considerations at the design
stage. In particular, for the design of printed circuit board assemblies, while software to
validate the functionality of the design (for example, via simulation) has been in use for some
time now; more recently, results have been reported on the development of tools that address
the manufacturability of proposed scenarios. For example, Harhalakis et. al [1] have developed
a decision support system for the manufacturability evaluation of Microwave Modules. Using
a Group Technology approach, they carry out detailed feasibility assessment of proposed
designs and also establish manufacturability ratings with respect to both electrical as well
as mechanical attributes of the design. Furthermore, the system provides a feedback to the
designer on changes to the current design that could potentially improve its manufacturability.
The system however does not provide an explicit cost/quality assessment of the design and
neither does it attempt to explore the search space of design alternatives in an automated
fashion. A similar approach can be found in [2] where a knowledge-based system is described
for the assembly of printed circuit boards. The literature cited in these papers indicates that
rule-based expert systems has been the predominant model for manufacturability assessment
of PCB assemblies. While these tools provide signicant support to product designers, at
the specic manufacturing facility that motivated this work, a major design concern is to
systematically and explicitly evaluate potential design alternatives in terms of cost and quality.
Specically, even for a given conceptual (or functional) level design, a number of choices are
available for components and processes. For example, a resistor of given specications could
be available as both leaded and surface mount types, and oered by a number of vendors with
diering cost and quality ratings. These dierences could, in turn, require dierent processes
for assembly (board placement) and electrical connection (soldering). Also, in our problem
setting, in which lot sizes are relatively small, we need to consider both manual as well as
automated options to carry out processes such as assembly and soldering (in contrast with high
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volume commercial applications where, except for odd-shape components, the operations are
completely automated). The above factors therefore indicate that designers are typically faced
with a large number of options in terms of component-process congurations and furthermore,
there are cost and quality trade-os between the various choices. Consequently, along with
the manufacturability tools reported in the literature, there is a distinct need for models that
eciently explore the search space to identify \good" design options in terms of cost and
quality. In this paper, we present some initial work along these lines but limit ourselves at
this stage to assessing quality only in terms of yield data. The terms quality and yield will
be used interchangeably henceforth in this paper.
With respect to cost evaluation of PCB designs, schemes for costing out a given PCB
design can be found in a number of sources (see, for example, [3, 4, 5]). A perusal of this
body of literature however reveals the following:
 Attempts to determine optimal designs (rather than assessing a given design) based on
costing mechanisms have been rather limited. Oh and Park [3] use a dynamic program-
ming approach to optimize the assembly processes; however, their procedure does not
appear to be very practical for situations having a large search space of design alterna-
tives. The only other optimization application we have come across is Russell [6] (cf.,
[2]), which appears to be more along the lines of the work being reported here.
 The quality of a given design is factored into the analysis usually via a rework cost. On
the other hand, we see cost and quality as competing (and often conicting) evaluation
metrics for which a multicriteria approach seems to be more appropriate.
We are currently developing an optimization tool with the following capabilities:
 It considers a set of alternative conceptual designs for a given application and for each
design, the complete set of packaging options in terms of components and processes.
 Explicit expressions for cost and quality are developed and form the basis for explor-
ing the search space of design options. The analysis takes into account the various
subassemblies that comprise the nal product.
 The problem is formulated as a multiobjective integer program and a solution procedure
is proposed to eciently output a set of Pareto optimal solutions.
While the complete details of this optimization tool along with the implementation results
will be reported in a future paper, the remainder of this paper broadly outlines the modeling
approach we have adopted for this project. In the next section, after dening notation and
specifying the input data, we formulate our problem as a multiobjective 0-1 integer program.
We then provide an outline of our solution strategy.
2 Problem Denition
For ease of exposition, we will describe our approach for the following simplistic situation:
A conceptual design for the application at hand is given. The design species the
set of required generic part types together with their functionality, and for each
such part type, a number of specic component alternatives are considered. For
each component, a process is to be selected from a given set of candidate processes.
Key attributes such as material costs, runtimes, setup times and defect rates are
known for parts, processes and part-process combinations. It is assumed that the
entire design is to be realized via a single assembly.
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The problem we consider is to determine a set of parts and processes that realizes the design
in a Pareto optimal manner with respect to cost and quality.
We begin by dening some notation:
V = f1; 2; : : : ; V g = set of generic parts;
Vj = = f1; 2; : : : ; Vjg = set of alternatives for the jth generic part;
P = f1; 2; : : : ; Pg = set of processes;
cj = unit cost of jth part: j 2 Vk; k 2 V ,
sp = setup time of pth process: p 2 P;
tpj = runtime when pth process is used for jth part;
j = defect rate of jth part;
p = yield rate of pth process;
nj = number of parallel components to be used for jth part;
l = labor cost per unit time,
b = batch size.
Note that nj represents a redundancy element that is usually considered while designing
electronic devices. We assume that all the above quantities are provided as input data. We
now dene the following decision variables:
xj =









1 if process p is selected for part j,
0 otherwise.


























The above equations are essentially derived on the following basis:
Cost = material cost + runtime cost + setup cost
Quality = Yield = (process yield)(material yield):
The decision variables in (1) and (2) ensure that only those elements that are selected to be


























xj = 1 k 2 V (4)
X
p2P
xpj = xj 8j (5)
yp  xpj 8p; j (6)
xj ; yp xpj 2 f0; 1g 8 j; p (7)
It is well-known that a set of ecient solutions to the above problem can be obtained by
solving the following parametric problem (P):




subject to constraints (4)-(7);
where the parameter  ranges over the interval [0; 1]. It is this version of the problem that
we address in our project.
3 Discussion
For any given , problem P directly corresponds to the well-known uncapacitated facility
location problem and, consequently, is NP-Hard. However, the problem has been relatively
well studied and a number of solution strategies have been reported in the operations research
literature (see, for example, [7]). A tricky issue in our application here is that we would like
to generate a set of Pareto optimal solutions parameterized with respect to . Hence, in
selecting a solution procedure, besides eciency and accuracy we also need to consider the
ease with which parametric analysis could be carried out.
The solution approach that we propose at this time arises from the observation that the
number of process alternatives involved in PCB assembly design is quite small with the key
processes being
 manual or automated component placement (assembly) for surface mount and leaded
parts,
 manual or wave soldering for leaded (through-hole mounted) parts, and
 manual, wave or reow soldering for surface mount parts.
The small number of possible processes implies that an approach which starts by enumerating
all possible process combinations (y vectors) is computationally feasible. We then note that
for a given set of selected processes, that is, a set P 0 such that
yp =

1 if p 2 P 0,
0 otherwise,
(9)
problem P becomes easy to solve. In fact, it is easy to show that the following greedy
assignment rule produces an optimal solution.
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greedy solution(P 0)
for i := 1 to V /* for each generic part type */
for j := 1 to Vi /* for each alternative of the ith generic part type */
p := l 2 P 0 : tlj  tmj 8m 2 P
0 /* greedy choice of process for part j */
cost[j] := (njcj + ltpj)  (1  )(1  
nj
j ) /* cost out part j */
end for
choice[i] := l 2 Vi : cost[l]  cost[m] 8m 2 Vi /* greedily select alternative for
ith generic part type */
end for
For a given set P 0 of selected processes, the greedy algorithm stated above rst assigns the
cheapest process for each part alternative. It then costs out each part alternative and sub-
sequently selects the minimum cost alternative for each generic part type. It can easily be
shown that the above algorithm generates an optimal solution.
The greedy approach however does not permit a straightforward procedure for parametric
analysis with respect to . For this purpose, consider the following reduced problem P(P 0)




subject to constraints (4)-(7) and (9):
It can be shown that the feasible region for this problem is an integral polyhedron and hence,
the linear programming (LP) relaxation to this problem is guaranteed to produce an integer
solution. As such, this problem could be routinely solved using standard LP software such as
LINDO or CPLEX and furthermore, full parametric analysis with respect to  could also be
eciently performed.
In summary, our approach is to solve 2jPj subproblems, one for each choice for P 0. For each
subproblem, the optimal objective function value is obtained as a piece-wise linear function
of . The lower envelope of the family of these functions (see gure) yields the parametric
solution to the original problem P.
4 Conclusions
In this paper, we have outlined an approach for concurrent design of PCB assemblies. In
the complete application being undertaken, the analysis becomes more complex than the
one presented here since we would like to model the conceptual design process in terms of
a functional tree as discussed in Kusiak et. al [8] and Sturges [9]. Furthermore, we need to
consider the fact that a given design is typically realized via several subassemblies that are
combined in a hierarchical fashion. Other considerations such as commonality of parts and
restricting the number of vendors involved would introduce additional constraints into the
model. While we are in the process of applying the approach described in this paper to an
extended model, other solution strategies are also being investigated. At a \systems level"
perspective, the optimization model proposed provides the capability of reducing the search
space to a set of design choices that are good in terms of cost and quality. This set could
then be explored in greater detail by other manufacturability assessment tools such as those
referenced in this paper.
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Figure 1: Parametric Analysis with respect to 
7
